INTELLECTUAL PROPERTY LAW

PATENTS, TRADEMARKS,

COPYRIGHTS, UNFAIR

COMPETITION AND

RELATED MATTERS

8180 SOUTH 700 EAST, SUITE 200 SANDY, UTAH 84070-0562 801.566.6633 801.566.0750 FAX PATLAW@TNW.COM WWW.TNW.COM


LAS VEGAS AREA OFFICE

OF COUNSEL! NEIL J BELLER † 2345 REDROCK STREET, SUITE 310 LAS VEGAS, NEVADA 89012 702 368 7767 † ADMITTED IN NEVADA

MICHAEL W. STARKWEATHER* PETER M. DE JONGE WEILI CHENG, PHD. DAVID R. MCKINNEY, PE.

> CALVIN E. THORPE (1939-1999)

*REGISTERED PATENT ATTORNEYS



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

BOX PATENT APPLICATION Assistant Commissioner for Patents Washington, DC 20231

SINCE 1979

Sir/Madam:

Washington, D.C. 20231.

FOR F of spec signati	REDUC: cificatio	mitted herewith for filing is the patent application of Gardiner et al. for METHOD ING TRANSPORT DELAY IN AN IMAGE GENERATOR comprising 22 pages on and claims, and a Declaration and Petition and Power of Attorney with
		Priority of application no filed, in the Patent Office is hereby claimed.
	Enclos	sed also are:
	X	10 sheet(s) of drawings (informal)
•		An Associate Power of Attorney
٠.		A Verified Statement to Establish Small Entity Status Under 37 C.F.R. § 1.9 and 37 C.F.R. § 1.27
	X	An Assignment
EXPRES	SS MAIL L	CERTIFICATE OF DEPOSIT DATE OF DEPOSIT: 0, 2000

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is address to: Box Patent Applications, Assistant Commissioner for Patents,

- X A Certificate of Mailing by "Express Mail" certifying a filing date of October **23**, 2000, by use of Express Mail Label No. EL580060636US.
- X Information Disclosure Statement under 37 C.F.R. § 1.97, PTO Form-1449 with listed references attached (if indicated as being attached by the Information Disclosure Statement).

The filing fee has been calculated as shown below.

			SMALL ENTITY		OTHER THAN A SMALL ENTITY	
FOR	NO. FILED	NO. EXTRA	RATE	FEE	RATE	FEE
BASIC FEE		, , ,		\$		\$710
TOT. CLAIMS	23-20 =	3	x 9 =	\$	x 18 =	\$54
IND. CLAIMS	4-03 =	1	x 40 =	\$	x 80 =	\$80
MULTIPLE DEI CLAIMS PRESE					,	,
ASSIGNMENT I	FILING FEE			\$40	\$40	
	-		TOTAL	\$	TOTAL	\$884

- \underline{X} A check in the amount of \$884.00 is enclosed to cover the filing fee.
- X The Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 20-0100.
 - X Any additional filing fees required under 37 C.F.R. § 1.16.
- X The Commissioner is hereby authorized to charge payment of the following fees during the pendency of this application or credit any overpayment to Deposit Account No. 20-0100.
 - X Any patent application processing fees under 37 C.F.R. § 1.17.

Assistant Commissioner of Patents Page 3

- The issue fee set forth in 37 C.F.R. § 1.18 at or before mailing of the Notice of Allowance, pursuant to 37 C.F.R. § 1.311(b).
- X Any filing fees under 37 C.F.R. § 1.16 for presentation of extra claims.

Please address all future correspondence in connection with the above-identified patent application to the attention of the undersigned.

Dated this 19th day of 0 , 2000

Respectfully submitted,

Steve M. Parry

Attorney for Applicant Registration No. 45,357

THORPE, NORTH & WESTERN, L.L.P.

P.O. Box 1219

Sandy, Utah 84091-1219

Telephone: (801) 566-6633

SMP/ta

Docket: T9180 Enclosures

H:\FILES\T9000\T9180\PTO Cover.wpd

United States Patent Application

of

Dee Gardiner, Robert Grange, and Richard Moon

for

Method for Reducing Transport Delay in an Image Generator

TO THE COMMISSIONER OF PATENTS AND TRADEMARKS:

Your petitioner, **Dee Gardiner**, citizen of the United States, whose residence and postal mailing address is 8088 Old Coventry Circle, Sandy, Utah 84093; **Robert Grange**, citizen of the United States, whose residence and postal mailing address is 163 West 1600 North, Centerville, Utah 84014; and **Richard Moon**, citizen of the United States, whose residence and postal mailing address is 3111 E. Celeste Way, Salt Lake City, Utah 84109 prays that letters patent may be granted to them as inventors of a **Method for Reducing Transport Delay in an Image Generator** as set forth in the following specification.

TECHNICAL FIELD

The present invention relates generally to computer graphics and virtual image generation. More particularly, the present invention relates to a method for reducing transport delay in a graphics image generator for real-time simulators.

5

BACKGROUND ART

For many years image generators have been a key component of simulation devices used to train operators such as airline pilots. The value of the training experience is highly dependent on the realism of the simulation. One aspect of simulation devices that has received much attention over the years is transport delay, or latency. Transport delay is defined as the time for a stimulus, such as the pilot moving the control stick, until the last pixel on the screen has been drawn 24, as shown in FIG. 1.

Many training simulators have a house sync 20 that is used to synchronize all of the simulation hardware. Each time the vehicle host computer receives a sync pulse, it will sample the current position of the controls and switches and compute the behavior of the vehicle. Upon completion, the updated positional information will be sent to the image generators so the display image can be updated. The time it takes to actually sample the controls and switches and then send this information to the image generator is the host delay 22. The image generator also has a display sync 26 which times and regulates the image generator functions.

One important area of delay is the delay of the image generator. The image generator's portion of this delay is defined as the time from when the image generator receives a position

THORPE, NORTH & WESTERN, LLP P. O. Box 1219 Sandy, Utah 8491-1219

5

update from the host computer until the last pixel is drawn on a visual display which represents the new position 28.

Two aspects of transport delay are critical to training. The first aspect is determinism, or repeatable delay. The second important aspect is the length of the transport delay. If the transport delay does not remain constant, or if the delay is too long, the operator will often be overcome with simulator sickness.

There are two basic architectures in use today for simulation visual systems. One architecture provides a shorter transport delay than the other, but it is substantially more expensive and less deterministic than the other approach. Typical workstation visual systems consist of the major processes, as shown in FIG. 2A. A simulator host computer sends an eye position update to the image generator. The visual system has a real-time controller which receives this update and computes the transformation matrices and other parameters necessary to render an image from the new current position 10. Those transformation matrices are then applied to all of the potentially visible primitives (polygons, lines, dots, etc.) in the simulation database 12. Once transformed into screen space the primitives are loaded into the FIFO queue 13. Then the primitives can be rendered 14 into a pixel frame buffer memory 15, and displayed on the pilot's view screen 16.

This first basic architecture is a standard three-dimensional (3D) graphics computer or a workstation system which can be used to perform these operations. With such an architecture, the visual system's transport delay is illustrated in FIG. 3. The vertical arrows 30a, 30b, 30c represent the transfer of positional information from the host computer to the image generator. The dark shaded boxes represent the flow of one field of data through the graphics pipeline. The

5

box indicates the amount of time allocated for each process, while the shaded portion indicates when the process is active. Usually the process will complete before the allocated time is up, indicated by the sloped right edge of the shaded portion. If the process takes longer than the available time, the system will be in an overload condition. The lighter shaded boxes show how adjacent fields are processed back to back.

The simulation host computer sends positional update information 30a-30c to the image generator once each display field. The real-time controller then computes the matrices and other information needed to display the scene 32. The real-time calculations begin as soon as the system receives input from the host (the black down arrow 30a). The real-time controller computes the eye position matrices, computes the position and orientation of moving models, updates embedded system behaviors, and then begins processing the database. This computation usually takes about ½ of a field time. The amount of time needed for this computation is dependent on the database, the current eye position, and the number of complex auxiliary functions and behaviors.

The geometry processing then begins on the primitives in the scene 34. As each primitive is transformed, it is handed to the rendering hardware 36. Specifically, the geometry processing begins storing processed polygons in its output FIFO queue as quickly as possible. Once the FIFOs contain data, the rendering engine can begin processing those primitives. As pixels are produced by the rendering engine, they are stored in a double buffered pixel memory while the previous field's data is being sent to the display for screen refresh. One full field time is allocated for this process, but it is important to complete both processes before the end of the field time or the system will be in an overload condition. Once the new image has been

5

completed and written into one side of a double buffered pixel frame buffer, the buffer will be ready to toggle, or swap, at the next vertical sync pulse. After toggling, the new image is presented to the display device 38. Thus, the total transport delay for the visual system is 2.5 fields. As mentioned, standard image generator transport delay is measured from the input of host data (the down arrow 30a) to the display of the very last pixel on the screen (the right edge of the darkened display box 38).

Unfortunately, this approach has drawbacks that make it difficult to maintain deterministic behavior. Primitives cannot be rendered until after the geometric transformation operations are performed. The time required to find primitives and transform them is highly dependent on the database structure and the current position within the database. The time required to render primitives is directly related to their size on the screen. It seldom occurs that the geometry and rendering processes require the same amount of time, so one process usually ends up waiting for the other. This means that either the geometry engine or the rendering engine will sit idle during some portion of the field which reduces the efficiency of the system. Specifically, the FIFO between the geometry process and the rendering process cannot always guarantee optimum performance. If the rendering engine receives many small polygons, the FIFO may be drained faster than the geometry process can generate new polygons. This can cause the rendering process to be starved, and waste valuable rendering time. On the other hand, the rendering process may run too slowly on very large polygons, causing the FIFOs to fill up and the geometry process to stall. Furthermore, this loss of efficiency will often cause the system to overload since the entire job cannot be completed on time. The interactions between the geometry process and rendering process make load management more difficult since it is

5

difficult to isolate which process is causing the overload condition. As a result, many systems need more geometry and rendering hardware than was originally expected, which increases the cost of the overall system. This non-deterministic characteristic makes this architecture less than an optimum choice for simulation applications. The efficiency of this system can be improved by using very large FIFOs and delaying the rendering operation until the FIFOs are sufficiently filled by the geometry operations to prevent the rendering process from running dry. This improves the efficiency, but unfortunately increases the transport delay.

Referring now to FIG. 2B, a second basic architecture has been used for many years in systems that are designed specifically for simulation. Another doubled buffered memory 18 (in addition to the double buffered pixel frame buffer) is inserted between the geometry and rendering processes to completely isolate them from each other. This memory stores primitives and is referred to as the geometry buffer. This gives one full field time for geometry calculations 40 and the next field time for pixel rendering 42 as illustrated in FIG. 4. Then the rendered image is displayed in the final field time 44. Of course, the processes are pipelined so each process is operating on something every frame and a new image is created each and every frame. The downside of this approach is obviously the increased transport delay caused by this additional buffer. As illustrated in FIG. 4, the transport time with this system is 3.5 fields.

This prior art process can also be illustrated in a flow diagram format, as shown in FIG. 5. The simulation host computer sends positional update information to the image generator 60 once each house sync (which is the same time interval as the display field time). The real-time controller then computes the matrices 62 and other information needed to display the scene. This computation usually takes about ½ of a field time 64. The geometry processing then begins 66

5

on the primitives in the scene. After all primitives have been transformed 68 and the previous field has been rendered 70 and the field timer is done 72, the geometry buffer is toggled 74 and primitives are handed to the rendering hardware 76. One full field time is allocated for each of these processes. Once the new image has been rendered and written into one side of a double buffered pixel frame buffer 78, the buffer will be ready to toggle, or swap, at the next vertical sync pulse 80. After toggling 82, the new image is presented to the display device 84.

The flow diagram of FIG. 5 follows one host input or house sync through the graphics pipeline. It should be noted that all processes actually occur every field time since a new input is received for each field time. Under normal operating conditions, the geometry process, the rendering process, and the display process (and thus the vertical sync pulse) all start at the same time. Furthermore, the geometry buffer and the pixel frame buffer toggle just prior to starting these processes.

SUMMARY

It has been recognized that it would be advantageous to develop a simulation system that reduces the transport delay in a cost effective image generator architecture.

The invention provides a method for enabling a single pixel frame buffer for simultaneous rendering and display in a computer image generator. The first step is dividing a geometry buffer into a plurality of screen bins. Next, primitives are stored in each screen bin containing a portion of the primitive. Then the screen bins are rendered by row from top to

5

bottom. The last step is displaying at least one rendered screen bin before the rendering of all the screen bins has completed for the single pixel frame buffer.

In accordance with one aspect of the present invention, the system includes the additional step of initiating the displaying of the screen bins rendered when the rendering is about ½ completed.

In accordance with another aspect of the present invention, the system is an image generator with a single pixel frame buffer enabled for simultaneous rendering and display. The system comprises a geometry buffer divided into a plurality of screen bins. A plurality of primitives are stored in all of the screen bins that touch a screen region defined by the screen bin. A rendering engine is configured to render the screen bins by row from top to bottom, into the pixel frame buffer. A display processor is configured to display at least one screen bin rendered before the rendering of all the screen bins has completed.

Additional features and advantages of the invention will be set forth in the detailed description which follows, taken in conjunction with the accompanying drawing, which together illustrate by way of example, the features of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a time line diagram of house sync signals with respect to display sync signals and the length of system transport delay;

FIG. 2A is a flow chart illustrating the major processes in a workstation graphics system;

FIG. 2B is a flow chart illustrating the major processes in an image generator;

- FIG. 3 illustrates a time line of the transport delay in a workstation graphics architecture;
- FIG. 4 illustrates a time line of the transport delay in an image generator architecture;
- FIG. 5 illustrates a detailed flow diagram of the processes used for image generation as in FIG. 4;
 - FIG. 6 illustrates a primitive entered into each of the screen bins it touches;
 - FIG. 7 illustrates a timing diagram of the rendering and display processes;
- FIG. 8 illustrates a timing diagram of rendering and display processes which produce reduced delay without rendering envelope overlap;
- FIG. 9 illustrates a timing diagram of rendering and display processes which produce reduced delay by overlapping a portion of the rendering envelope and a display process;
- FIG. 10 is a timing diagram of the rendering and display processes with process overlap that produce a rendering overload condition;
- FIG. 11 is a timing diagram of the rendering and display processes with process overlap that produce a display overload condition;
- FIG. 12 is a timing diagram of the rendering and display processes with a reduced transport delay;
- FIG. 13 is a flow diagram for a system with reduced transport delay using single buffered video display.

DETAILED DESCRIPTION

For the purposes of promoting an understanding of the invention, reference will now be made to the exemplary embodiments illustrated in the drawings, and specific language will be used to describe the same. It will nevertheless be understood that no limitation of the scope of the invention is thereby intended. Any alterations and further modifications of the inventive features illustrated herein, and any additional applications of the principles of the invention as illustrated herein, which would occur to one skilled in the relevant art and having possession of this disclosure, are to be considered within the scope of the invention.

The present device provides a means to improve the transport delay in an image generation system that uses a geometry buffer between the geometry and rendering processes.

The invention maintains the performance efficiency advantages of an image generation system while reducing the total latency or transport delay.

Rather than simply storing a list of transformed primitives in the geometry buffer, the new approach sorts the primitives into special bins or screen bins. Referring to FIG. 6, the display screen 150 or display area is subdivided into a regular array of screen bins 152. There is memory allocated to each screen bin in order to store the primitives 154 touching that region of the screen. In a practical application of the device, the screen may have 1,000 - 2,000 pixels in height and width or more. Thus, the screen bins can be 32 pixels by 32 pixels. It should also be realized that the screen bins can be sized to contain a larger or smaller number of pixels based on the overall performance of the system. As each primitive is presented to the geometry buffer from the geometry process, it is stored in all of the screen bins that the primitive touches 156.

5

This continues until all of the primitives have been sorted into the appropriate bins in the geometry buffer.

Once the geometry buffer between the geometry and rendering processes toggles, the bins can be rendered sequentially. By defining the sequence appropriately, the scene can be rendered by row in top to bottom order. Once the top row of bins has been rendered into the pixel frame buffer, they can be displayed. It is important to point out that at least one row of bins must be rendered before the display process can begin. This is because the display process scans row by row starting with the first row. Whereas, the present rendering process must render every pixel in a screen bin before moving to the next bin. This configuration allows the system to begin displaying the top of the screen while the rendering engine is still rendering the bottom of the screen. However, care must be taken to insure that the rendering process and the display process do not interfere with each other. The display process proceeds at a very constant and predictable rate, while the rendering process time is a function of the number and size of the primitives in each bin.

Conventional graphics systems cannot exploit this technique because they render primitives in the order they are produced by the geometry operation. This means that the screen is being processed in a very random manner. One primitive may lie at the top of the screen while the next lies near the bottom. There is no guaranteed order to the pixel processing steps.

FIG. 7 illustrates the time sequence of the rendering phase 90 and the display phase 92. The black wavy line 94 indicates that the rendering operation is not a linear process. The amount of time required to render each screen bin is a function of the complexity of the scene within the bin. By rendering the screen bins top to bottom by row, the line represents how far down the

5

screen the rendering process has completed versus the time that has passed (the bottom of the graph is 0% while the top of the graph is 100%). During the next field time 92, the rendered pixels are displayed. In contrast, the display process 102 is a linear process which proceeds down the screen at a well-defined rate that cannot be interrupted.

While the wavy render line represents one possible example of a rendering process, the

shaded envelope 96 indicates the region to which the rendering process is confined. The slope of

the left edge 98 is determined by the peak rendering performance of the rendering system, or the

fastest it is possible produce pixels. The right edge 100 indicates the latest that pixels can be

rendered and still get the job done without overloading.

Conventional image generators use a double buffered pixel frame buffer so the rendering

process can produce pixels anywhere on-screen at any time during the update phase, while the

other side of the pixel frame buffer is being sent sequentially to the display. This new invention

uses only one pixel frame buffer, and the rendering process and the display process share the

same memory. Using a single pixel frame buffer reduces the total amount of memory needed.

Since both processes share one buffer, it is important to ensure that each process is operating on a

different portion of the screen. The system needs to ensure that pixels are rendered before they

are displayed.

The transport delay can be reduced by adjusting the time between the start of rendering

and the start of display, as shown in FIG. 8. In this case, the rendering start time has been

adjusted 104 (moved to the right) so that the display process 102 does not overlap the rendering

envelope 100. This arrangement is relatively safe. If the rendering process 94 does not overload,

THORPE, NORTH & WESTERN, LLP P. O. Box 1219 Sandy, Utah 8491-1219 Telephone (801) 566-6633

Docket No T9180 Revision-10/19/00

5

then the correct image will always be displayed. However, if the rendering process overloads, the display process may display some pixels that have not been updated yet.

The transport delay can be further reduced by increasing the risk of displaying bad pixels, as illustrated in FIG. 9. In this case, we have reduced the delay by ½ of a field 106. Note that a portion of the display process 108 overlaps the rendering envelope 100 now, so we have increased our chance of displaying incorrect pixels due to overloading. The further the delay is reduced, the higher the chance of overloading.

FIG. 10 illustrates a condition where the rendering process 110 overloads and is overtaken by the display output 112. The pixels on the screen associated with the portion of the render curve that lie to the right of the display line will not be valid. This problem area is shown as the render overload 114. When running in a simulation mode where a new image is generated each field time, the displayed data will actually be from the previous field. Notice that the rendering process catches back up after overloading, so only a small section of the screen displays old pixels. This will usually appear as the tearing or splitting of polygons in the failing region of the screen. Because the display process cannot be interrupted, it is not possible to guarantee a correct image under all conditions.

As illustrated in FIG 11, it is possible to produce another type of failure with this mode of operation. If the rendering of the **next** field happens too quickly, then pixels are displayed from the next field which also causes a visual tearing that is objectionable. The system tries to display the pixels that were rendered by the left render process 115, but the next field 116 (the right shaded region) catches up to the display process. When the rendering process overtakes the display process 118 as it is trying to display the last frame, new pixels are displayed which

5

produces display overload 117. It is therefore important to find an appropriate balance to keep the display process in between the rendering of two adjacent fields.

A hardware interlock in the system can prevent this display overload from happening.

Before a row of bins is rendered, it is possible to compare the current bin row address with the raster line number that is currently being displayed. If the pixels associated with the next row of bins have not already been displayed, simply hold off the rendering process until they have. This interlock is not available in traditional workstations and image generators, but it can be included in a custom-built system.

With appropriate interlocking, it can be seen that at least ½ of a field can be removed from the transport delay by overlapping the display process 142 with the rendering process 144, as shown in FIG. 12. This provides a 3 field delay as opposed to a 3½ field delay found in prior art deterministic systems.

For comparison, this enhanced process is also illustrated in the flow chart of FIG. 13.

Note that with this reduced delay configuration the geometry buffer no longer toggles synchronously with the display vertical pulses, but it requires an independent timer 132. The vertical pulse timer 138 is set to start the display process 140 when the rendering process 136 is about half way through the rendering engine's field time. Also notice that the pixel frame buffer (or video buffer) is now single buffered, so there is no need to toggle the pixel frame buffer. The geometry process 126 still uses a double buffer which is toggled 134 when the independent timer dictates. It is important to point out that the display process can even begin when the rendering process is between 1/4 to 3/4 complete. This requires separate timing mechanisms or

5

arrangements, but it provides useful embodiments of the invention. The display process can even be set to start when the rendering process has rendered only the first row of screen bins.

An alternative embodiment of the invention utilizes a double buffered pixel frame memory, but the input side and output side of the memory toggle independently. In other words, the rendering process writes into side A during the first field, then side B the next field, and then back to side A. One half a field out of phase (e.g., one half a field behind), the output side displays side A first, then side B, then A. If the rendering falls behind the display process, bad "old" pixels from a previous frame are still displayed, but if rendering gets ahead bad "new" pixels are not displayed. With this approach, when bad "old" pixels are displayed, they are two fields old instead of one. A frame level hardware interlock can also be used to overcome the problem of displaying bad "old" pixels. The display process can check to see if a row has been rendered before it is displayed.

Some simulation applications, such as real-time simulation, benefit from a shorter transport delay as defined in this description even though certain precautions must be taken to avoid the display of incorrect images under overload conditions.

It is to be understood that the above-described arrangements are only illustrative of the application of the principles of the present invention. Numerous modifications and alternative arrangements may be devised by those skilled in the art without departing from the spirit and scope of the present invention and the appended claims are intended to cover such modifications and arrangements. Thus, while the present invention has been shown in the drawings and fully described above with particularity and detail in connection with what is presently deemed to be the most practical and preferred embodiment(s) of the invention, it will be apparent to those of

ordinary skill in the art that numerous modifications, including, but not limited to, variations in size, materials, shape, form, function and manner of operation, assembly and use may be made, without departing from the principles and concepts of the invention as set forth in the claims.

CLAIMS

What is claimed is:

5

20

1. A method for enabling a single pixel frame buffer for simultaneous rendering and

display in a computer image generator, comprising the steps of:

(a) dividing a geometry buffer into a plurality of screen bins;

(b) storing primitives in each screen bin containing a portion of the primitive;

(c) rendering the screen bins, by row from top to bottom, into the pixel frame buffer;

(d) displaying at least one rendered screen bin before the rendering of all the screen bins

has completed for the single pixel frame buffer.

2. A method as in claim 1, wherein step (d) further comprises the step of initiating the

displaying of the screen bins rendered when the rendering is at least ½ completed.

3. A method as in claim 1, wherein step (d) further comprises the step of initiating the

displaying of the screen bins rendered after at least one row of screen bins has completed

rendering.

4. A method as in claim 1, further comprising the step of using a hardware interlock to

ensure that the rendering step does not advance ahead of the display step.

5. A method as in claim 4, further comprising the step of using a row based hardware

interlock to ensure that the rendering step does not advance ahead of the display step.

THORPE, NORTH & WESTERN, LLP P. O. Box 1219
Sandy, Utah 8491-1219
Telephone (801) 566-6633
Docket No T9180 Revision-10/19/00

5

6. A method as in claim 1, further comprising the step of executing the rendering and

displaying steps concurrently within the same frame buffer.

7. A method as in claim 1, wherein step (d) further comprises using an independent timer

to control toggling of the geometry buffer.

8. A method as in claim 1, further comprising the step of utilizing a double buffered

pixel frame memory, wherein an input side and output side of the double buffered pixel frame

memory toggle independently.

9. A method as in claim 8, further comprising the step of utilizing a double buffered

frame memory, wherein the input side and output side of the double buffered frame memory

toggle independently and the rendering step is at least one half of a field ahead of the display

step.

20

- 10. A method for enabling a single pixel frame buffer for simultaneous rendering and display in a computer image generator, comprising the steps of:
 - (a) dividing a geometry buffer into a plurality of screen bins;
 - (b) storing primitives in each screen bin the primitives touch;
 - (c) rendering the screen bins by row from top to bottom, into the pixel frame buffer;
- (d) displaying at least one row of screen bins rendered before the rendering of all the screen bins has completed, wherein the displaying of the screen bins takes place after a selected portion of the screen bins for a current field have been rendered.
- 11. A method as in claim 10 further comprising the step of reducing the transport delay without allowing the display step to overlap a rendering envelope.
- 12. A method as in claim 10 further comprising the step of reducing the transport delay and allowing the display step to overlap a rendering envelope.
- 13. A method as in claim 10 further comprising the step of rendering at least one row of screen bins before the display step begins.
- 14. A method as in claim 10 further comprising the step of reducing the transport delay by allowing the display step to overlap a rendering envelope without allowing pixels from a previous field to be displayed.

20

5

- 15. An image generator with a single pixel frame buffer enabled for simultaneous rendering and display, comprising:
 - (a) a geometry buffer divided into a plurality of screen bins;
- (b) a plurality of primitives, stored in all of the screen bins that touch a screen region defined by the screen bin;
 - (c) a rendering engine, configured to render the primitives in the screen bins by row and from top to bottom;
 - (d) a display processor, configured to display at least one rendered screen bin on a display screen before the rendering engine has completed rendering all the screen bins.
 - 16. An image generator as in claim 15, wherein the display processor begins to display the screen bins rendered when the rendering of the screen bins is ½ complete.
 - 17. An image generator as in claim 15, wherein the display processor begins to display the screen bins rendered after at least one row of screen bins has completed rendering.
 - 18. An image generator as in claim 15, further comprising a geometry engine configured to transform the database and the primitives used by the image generator.
- 19. An image generator as in claim 15, further comprising a real-time controller configured to receive real-time control information and compute the transformation matrices.

20. A method for reducing the transport delay in a computer image generator, comprising

the steps of:

(a) dividing a display screen into a plurality of screen bins which store every primitive

that touches a screen region defined by the screen bin;

(b) rendering the primitives in the screen bins by row from top to bottom in a frame

buffer;

5

(c) displaying at least one screen bin rendered into the frame buffer before the rendering

of all the screen bins has completed.

21. A method as in claim 20 wherein step (c) further comprises the step of displaying the

screen bins rendered when the rendering of the screen bins is ½ complete.

22. A method as in claim 20 wherein step (c) further comprises the step of initiating the

display of the screen bins rendered after at least one row of screen bins has completed rendering.

23. A method as in claim 20 wherein step (c) further comprises the step of displaying the

screen bins rendered before the rendering of all the screen bins has completed and restricting the

rendering step from advancing past the display step.

20

THORPE, NORTH & WESTERN, LLP P. O. Box 1219 Sandy, Utah 8491-1219 Telephone (801) 566-6633


Docket No T9180 Revision-10/19/00

ABSTRACT

A method for reducing the transport delay in a computer image generator. The first step is dividing a single frame buffer into a plurality of screen bins. Next is storing primitives in each screen bin the primitives touch. Then the screen bins are rendered by row from top to bottom.

Finally, at least one rendered screen bin is displayed from the single frame buffer before the rendering of all the screen bins has completed for the frame buffer. Preferably the step of displaying of the screen bins rendered should be started when the rendering is at least ½ completed. In some cases, the step of displaying of the screen bins rendered can be started after at least one row of screen bins has completed rendering. A hardware interlock can be used to ensure that the rendering process does not advance past the display process.

H:\Perry\E&S\T9180\T9180_app_transport_delay wpd






FIG. 2A (PRIOR ART)




FIG. 2B (PRIOR ART)




FIG 3 (PRIOR ART)




FIG 4 (PRIOR ART)




FIG. 5 (PRIOR ART)





FIG. 6








FIG. 8








FIG. 10




FIG. 11




FIG. 12




FIG. 13

Attorney Docket No. T9180

POWER OF ATTORNEY

Evans & Sutherland Computer Corporation, a corporation organized and existing under the laws of the State of Utah, having a business address of 600 Komas Drive, Salt Lake City, Utah 84108, owner of all right, title and interest in the invention entitled METHOD FOR REDUCING TRANSPORT DELAY IN AN IMAGE GENERATOR for which an application for United States Letters patent is being filed concurrently herewith, and empowered to prosecute the U.S. and foreign applications on behalf of the inventors, hereby appoint as its attorneys and/or patent agents the law firm of THORPE, NORTH & WESTERN, LLP, having a business address of 8180 South 700 East, Suite 200, Sandy, Utah 84070, and VAUGHN W. NORTH, Registration No. 27,930, M. WAYNE WESTERN, Registration No. 22,788, MICHAEL W. STARKWEATHER, Registration No. 34,441, CLIFTON W. THOMPSON, Registration No. 36,947, GARRON M. HOBSON, Registration No. 41,073, WEILI CHENG, Registration No. 44,609, DAVID R. MCKINNEY, Registration No. 42,868, STEVE M. PERRY, Registration No. 45,357, GARY P. OAKESON, Registration No. 44,266, and DAVID W. OSBORNE, Registration No. 44,989, all with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

All correspondence concerning this application should be directed to:

Steve M. Perry
THORPE, NORTH & WESTERN, LLP
P.O. Box 1219
Sandy, Utah 84091-1219
Telephone: (801) 566-6633

Facsimile: (801) 566-0750

Dated this 16 day of OCTOBER 2000 at SAUT LAKE LOTY

Evans & Satherland Computer Corporation

Mark McBride

Vice President

DECLARATION AND PETITION

As a below named inventor, I hereby declare: that my residence, post office address, and citizenship are as stated below next to my name; that I verily believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled METHOD FOR REDUCING TRANSPORT DELAY IN AN IMAGE GENERATOR, the specification of which is attached hereto; that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment specifically referred to above; and that I acknowledge the duty to disclose information which is material to patentability as defined in § 1.56(a) of Title 37 of the Code of Federal Regulations.

I declare further that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful, false statements and the like so made are punishable by fine or imprisonment, or both, under § 1001 of Title 18 of the United States Code, and that such willful, false statements may jeopardize the validity of the application or any patent issuing thereon.

Wherefore, I pray that Letters Patent be granted to me for the invention or discovery described and claimed in the foregoing specification and claims, declaration, and this petition.

Signed at Salt Lake City, UTAH, this 16th day of October, 2000.

INVENTORS:

Residence: (City, State):

Citizenship:

Post Office Address:

Sandy, Utah

United States of America

8088 Old Coventry Circle

Sandy, Utah 84093

Robert Bot Grange

Residence: (City, State):

Citizenship:

Post Office Address:

Centerville, Utah

United States of America 163 West 1600 North

Centerville, Utah 84014

Richard Moon

Residence: (City, State):

Citizenship:

Post Office Address:

Salt Lake City, Utah

United States of America 3111 East Celeste Way

Salt Lake City, Utah 84109